Motorola — datasheet pdf Rbias X4 or X1 resolution multiplication. The de vice can be cleared at any time by the asynchronous reset pin — it eata also be loaded in parallel by activating the asyn chronous parallel load pin. A high level applied to this input. Input for external component connection. No external clocks required.
|Country:||Papua New Guinea|
|Published (Last):||4 January 2010|
|PDF File Size:||12.87 Mb|
|ePub File Size:||8.94 Mb|
|Price:||Free* [*Free Regsitration Required]|
Synchronous operation is provided by hav- ing all flip-flops clocked simultaneously, so that the outputs change together when so instructed by the steering logic.
This mode of operation eliminates the output counting spikes normally associated with asynchronous ripple- clock counters. The direction of counting is determined by which count input is pulsed while the other count input is held HIGH. The counter is fully programmable; that is, each output may be preset to either level by entering the desired data at the inputs while the load input is LOW.
The output will change independently of the count pulses. This feature allows the counters to be used as modulo-N dividers by simply modi- fying the count length with the preset inputs.
A clear input has been provided which, when taken to a high level, forces all outputs to the low level; independent of the count and load inputs. The clear, count, and load inputs are buffered to lower the drive requirements of clock drivers, etc.
These counters were designed to be cascaded without the need for external circuitry. Both borrow and carry outputs are available to cascade both the up and down counting functions. The borrow output produces a pulse equal in width to the count down input when the counter underflows. Similarly, the carry output produces a pulse equal in width to the count down input when an overflow condition exists.
The counters can then be easily cascaded by feeding the borrow and carry outputs to the count down and count up inputs respectively of the succeeding counter.
Features s Fully independent clear input s Synchronous operation s Cascading circuitry provided internally s Individual preset each flip-flop Ordering Code:.
PDF 74LS193 Datasheet ( Hoja de datos )
DATA SHEET FOR 74LS193 PDF